Reconfigurable avionics systems can tolerate faults by moving functionalities from failed components to another available system component. This paper proposes a distributed reconfigurable architecture for application migration from failed modules to working ones. The feasible system reconfiguration states are determined off-line to provide the expected configuration in foreseen situations. Model checking is used to determine feasible configurations evaluating specific temporal properties. A case study is used to show the application of the presented approach as a proof of concept.
I. INTRODUCTION
Reconfiguration of distributed real-time embedded systems consist of changing or modifying subsystems and/or subsystem configurations in order to better serve a certain purpose [1] . In an avionics system, mode changes are naturally used to adapt to changing operational flight conditions. While modes are predetermined, their realization can be achieved through reconfigurations. Reconfiguration can be applied to tolerate faults, which could cause the loss of a certain critical function in response to an external environmental change or under the request of a system user, or even in response to a timed event in an application. The survey by Löfwenmark et al. [2] shows that faulttolerant architectures continue to be an important area of research, and combining fault tolerance with timing guarantees is still unresolved, e.g., in the presence of multicore architectures.
When a system component fails, a reconfigurable avionics platform moves the functionalities, which were allocated previously in the failed component, into another available system component. Such a reconfiguration scheme, in addition to enhancing reliability, can also be beneficial in terms of evolution capability throughout the aircraft life cycle.
The lifespan of commercial aircrafts has been increasing since the end of the 20th century to the present 21st century [3] and has now reached stability. Additionally, the market of maintenance, repair, and overhaul (MRO) is expected to produce a strong future demand as worldwide military air forces decide to upgrade legacy aircraft rather than procuring new platforms [4] , which gives military fleets an increased service life. In Brazil, for instance, a recent overhaul has brought a 1970s vintage fleet the ability to extend its service life beyond 2020 [5] .
Aircraft projects, either new platforms or overhauled, have increased the development time and thereby the costs substantially in recent years. Avionics-technology obsolescence occurring earlier than the aircraft's airframe lifespan is also a cause of the MRO market trend. The reconfiguration flexibility can partially alleviate such problems. Early deliveries with basic capabilities can be performed, and more advanced functionalities can be incorporated into the system by changing the configuration.
Given the above-described landscape, this paper proposes a distributed, reconfigurable architecture in which a global agent and local agents cooperate to oversee the applications' transition from failed modules to working ones. The feasible reconfigurations determined off-line are stored in the system to be used by the agents, which then keep the computers in a previously defined configuration in a foreseen situation.
The reconfiguration of one subsystem does not affect the rest of the system in any way. In other words, the original specified real-time constraints would still be satisfied. The sequence of the necessary steps for the completion of a reconfiguration must be atomic, in the sense that they should entirely succeed or be discarded. In the case where a reconfiguration is aborted, the avionics system operation must not be affected in any way. In either case, it is important to highlight that we assume that the failures occur one at a time.
This paper proposes the use of model checking [6] to determine the feasible reconfigurations, taking into account all the possible sequences of necessary steps. From a specification provided in architecture analysis and design language (AADL) [7] , the proposed approach generates a network of automata [8] , representing the timing aspects of an avionics system, in order to perform the schedulability analysis of each possible reconfiguration. This is done by evaluating specific temporal logic properties on the timed trace of the avionics system tasks and observing their deadlines. This ensures predictability of the system after each reconfiguration and facilitates the airworthiness approval by the certification authorities.
The following are the main contributions of this paper:
1) a modeling approach in which fault models augmenting the AADL specifications are combined with the reconfiguration logic to formally represent fault tolerance by transitions in a reconfiguration state space; 2) a method to evaluate alternative reconfiguration strategies using model checking, in order to find suitable configurations that satisfy timing requirements and provide the highest degree of fault tolerance in the considered space.
The structure of this paper is as follows. Section II presents the related work, and Section III describes the proposed reconfigurable system's architecture. The proposed reconfiguration approach is detailed in Section IV, and Section V presents its application in a representative avionics case study and discusses the obtained results. The conclusions are reported in Section VI, also providing the directions for future work.
II. RELATED WORK
Housseyni et al. [9] proposed a multiagent reconfiguration approach in a distributed real-time system with energy harvesting constraints. The objective is to optimize global Quality of Service measured in terms of deadline success ratio, the degree of criticality, and energy harvesting. Three different strategies are applied for tasks' adaptation, depending on the reconfiguration environment and the task constraints: decomposition, which decomposes software tasks and migrates their branches from a faulty processor to a nonfaulty one; degradation, which modifies scheduling mode; and removal, which deletes branches or tasks.
However, the proposed strategy of decomposing tasks is hard to achieve because of the high demands from aerospace software certification processes such as the DO-178C [10] , especially in software with the highest degree of criticality. Moreover, in an avionics environment, all the failure modes are usually identified in the development stage and analyzed in the safety assessment process. Therefore, all possible reconfigurations can be analyzed prior to the system implementation, making the multiagent solution suitable for including fewer local agents as needed. The work by Housseyni et al. [9] did not address how the reconfiguration process affects time-critical tasks with hard deadlines as our approach does.
Cui et al. [11] suggested a decentralized reconfiguration technique, applying a concept called backward reconfiguration. A global component was responsible to assess the system reconfiguration state. The decentralization caused the system to adapt faster to the identified fault in a certain computer module or communication bus, but it increased the complexity of every node in the system. The avionics software development process dictated that unnecessary complexity was to be avoided. Moreover, a local reconfiguration could lead to effects encountered in heuristic algorithms such as hill climbing [12] . Also, local maxima [12] could mean the system had recovered from a component fault but could end up in a failure state if a less critical node failed, bringing the overall probability of failure to an undesirable level.
Zhou et al. [13] proposed a framework to support to the reconfiguration of avionic applications that adopt the distributed integrated modular avionics (IMA) architecture. In the proposed framework, an action model conforming to the behavioral annex of AADL [7] was built to represent the sequence of all the steps required to perform a given application reconfiguration, aiming at fault tolerance. This behavioral model in AADL was then used to compute the total execution time required for the completion of the reconfiguration, as a sum of the execution times required for each step. The work did not include further steps linking this computed total time to application constraints or to model checking. In addition, the model assumed that all the steps were performed in a sequence, when in fact, some steps could be executed in parallel. In our proposed approach, model checking is used to determine the feasible reconfigurations, considering all the possible sequences of the necessary steps.
The paper by Fohler et al. [14] does not include described a similar approach for a reconfigurable avionics system. Their work also included more than one agent: a global, called global resource manager, and a local, called local resource manager. The authors provided an independent local reconfiguration with no changes in other system units whatsoever. However, the paper does not include an analysis, showing that erroneous outcomes of any reconfiguration attempt will not affect system timing.
Atitallah et al. [15] proposed a converged unified environment for the simulation and test domains as well as for the verification and validation of an avionics system focusing on reconfigurable architectures. Field-programmable gate arrays were used in the system under test and in the test benches to accomplish a unified development environment with the objective to reduce cost and time-to-market. Our approach also targets system verification but in a more specific sense, to assure the timeliness of a certain system.
Montano et al. [16] presented an approach to solve the complex combinatorial problem of IMA reconfiguration in real-time while providing support for pilot's involvement by means of automatic generation of the explanations of reconfiguration actions. The approach was based on explanationbased constraint programming.
Porcarelli et al. [17] described a framework that provided fault tolerance of component-based applications by detecting failures through monitoring and by recovering through system reconfiguration. The framework was based on Lira, a distributed agent infrastructure for remote control and reconfiguration, and a decision maker for selecting suitable new configurations. The proposed solution is based on run-time calculations. This strategy is hard to employ in avionics contexts with certification, without the sort of preanalysis that we suggest in this paper.
Hollow et al. [18] focused on the reallocation problem and proposed a fitness function to be applied in conjunction with a search algorithm in order to find the possible system states that can still fulfill the system requirements. However, the proposed solution did not include the means to confirm whether the new system schedule was still feasible. This paper proposes the model checking of all the possible end results to assure timeliness.
Finally, it is worth mentioning that the this paper does not focus on the original allocation and mapping problem. There are relevant works that handle these problems, including the work by Annighofer et al. [19] , who used multiobjective mathematical optimization to perform software and hardware mapping within a distributed IMA architecture while designing avionic systems.
III. RECONFIGURABLE SYSTEM'S ARCHITECTURE
This section starts with the introduction of important terms used throughout this paper. Function is defined as the intended behavior of a product based on a defined set of requirements regardless of implementation; Item is defined as a hardware or software element having bounded and well-defined interfaces; System is defined as a combination of interrelated items arranged to perform specific function(s).
Following the D-178 standard [20] , the following software development terms are used: 1) parameter data item (PDI) as a set of data that, when in the form of a PDI File, influences the behavior of the software without modifying the executable object code and that is managed as a separate configuration item (e.g., databases and configuration tables); 2) partitioning as a technique for providing isolation between software components to contain and/or isolate faults; and 3) software partition as the process of separating software components, usually with the express purpose of isolating one or more attributes of the software, to prevent specific interactions and cross-coupling interference. Fig. 1 illustrates the proposed reconfigurable architecture, where C1, C2, and C3 represent processing units. They are the basic units in which faults are modeled. A basic unit is called system item, or just item.
In order to perform the reconfiguration, the following three main components are proposed in the reconfigurable architecture. The proposed reconfigurable architecture takes into consideration single core computers (for instance, C1 and C2 in Fig. 1 ) and asymmetric multiprocessing (AMP) computers (for instance, C3 in Fig. 1 ). For the AMP solution, every single core has an RMC to provide health monitoring and reconfiguration execution.
The need for the RMC is to prevent the loss of a critical system function due to an erroneous RMU reconfiguration. With the absence of the RMC, the RMU would be an evident single point of failure of the system.
In order to decrease the reconfiguration complexity, it is assumed that all the processing units in the system involved in critical functions are synchronized at each partition. In case of reconfiguration, the new system schedule is activated synchronously throughout the modules, avoiding communication mismatches.
The proposed architecture follows the basic DO-297 principles such as space and temporal isolation. The partition within each computer or core is bounded to its resource by the ARINC 653 compliant operating system. The operating system (OS) guarantees a certain partition in a certain computer to be run in a predefined time slot with no preemption, even though there is no process assigned to it. All the processes inside the partition, on the other hand, are subject to a preemptive policy, the rate monotonic in this study.
Memory is not a critical resource in modern computers. On the other hand, the management of memory access time can pose a challenge in system's timing analysis. The communication bus is a time-constrained resource and should be well managed, as it is shared between several processing units.
In a reconfiguration scenario, transmitting big blocks of data to be loaded in a remote module at runtime saturates the communication bus and eventually affects the functionalities that were not directly affected by the triggering failure. Therefore, in the proposed system architecture, all the software items (for instance, executable object code) planned to be allocated to a certain computer in any of the possible feasible reconfigurations previously determined are stored in the target memory in advance, instead of being transferred at runtime, as usually proposed in earlier works [21] . In a typical ARINC 653 software, this is implemented by defining different schedules for each processing unit.
The RMC manages the schedule selection. When a new reconfiguration is triggered, the RMU sends the schedule that every processing unit must be configured to. Every RMC impacted by the reconfiguration must first confirm the trigger and request the health status of the failed component directly from the client associated with it, with no RMU intervention. If the failure is not confirmed, the schedule change is aborted, and the RMC keeps the processing unit in the latest state. However, if the failure is confirmed, a new schedule is configured to be active in the next processing unit major cycle, absorbing the functionalities from failed components.
The applications must be designed to tolerate the worst case in which its function will remain in failure until it is reconfigured to a new processing unit.
The RMU's responsibility is then to monitor the platform's overall health status. The failure modes identified in runtime are mapped to a certain transition in the reconfiguration's state diagram stored in the PDIRM. The database gives the exact state to which the system must be reconfigured and keep running as expected. The new indicated configuration is sent to all the involved processing units.
The communication bus is a deterministic Ethernet and a realization of the ARINC 664 part 7. The end systems include a dedicated hardware to handle A664 traffic, and the network topology is set to comply with the latency requirements of each application. Annighofer et al. [22] proposed an algorithm to generate aircraft data and communication network topologies, taking into account message flows and network component characteristics. The algorithm presented there could be used to complement, in terms of data-communication efficiency, the work presented in this paper.
IV. RECONFIGURATION APPROACH
In the next sections, the proposed reconfiguration approach is detailed by presenting the design flow, the metamodels to capture the avionics system specification, and the implementation and deployment information for the feasible reconfigurations. The adopted algorithms are also described and illustrated.
A. Design Flow Fig. 2 shows the design flow of the proposed approach to system reconfiguration, which starts by modeling the plat- form, the application to be deployed on the platform, and the properties which can interpreted as design constraints to be satisfied by any valid implementation of the specified system. The main focus of this paper is the reconfiguration (highlighted in Fig. 2) .
For the platform, application, and properties modeling, AADL [7] is adopted since it is already a well-studied format for the specification of avionics systems [23] . Next, it is shown how AADL resources are used in the modeling process, which includes processors with partitions, representing a virtual processor with a specific fixed time slack to perform some action; memories, buses, and devices for the platform modeling; intercommunicating processes with threads inside and interconnected by means of ports for application modeling; and property sets for the design constraints modeling.
By means of model transformations, an AADL specification is transformed into models conforming to the proposed metamodels, described in the next sections. On these models, a mapping, allocation and scheduling algorithm is applied, which determines which software items will be mapped into each hardware item in the platform and which will be allocated to each available partition and scheduled at specific time steps. All the information generated by the design algorithms is annotated in the implementation, verification, and design constraint models in order to be used by the reconfiguration algorithms, which produces a deployment model with the necessary data to perform the system reconfigurations at runtime.
B. Avionics System's Specification
In this proposal, an avionics system is specified by means of platform and application models, conforming to the metamodels described in the following. The metamodels were created using the Eclipse Modeling Framework based modeling tool, available in the Eclipse version 4.3.7a Oxygen [24] . The AADL models were created using the OSATE, version 2.3.5, modeling tool from CMU-SEI [25] . 1) Platform: It consists of hardware and software components, as well as, communication buses (see Fig. 3 ). A hardware component has one or more computers (monoor multicores), and each computer can have many partitions.
A software component can be an RMU or an RMC, both of which are responsible for the reconfiguration actions in the avionics system. A software component can also be an OS, a reusable library, a driver, or the source code for the implementation of a given system function.
A communication bus can be modeled in AADL as 1) a shared memory when the communication occurs inside the same partition of a computer; 2) an intervirtual processor messaging when the communication is between two different partitions at the same processor; or 3) an interprocessor messaging, when the communication involves two different computers in the platform. Fig. 4 shows an example of a platform in AADL containing four processors C1, C2, C3, and C4, each one with three, one, two, and four partitions, respectively. Fig. 4 shows an ARINC 664 compliant bus with six virtual links to implement the communication between the computers and memory components. specified properties for the processing units in the example presented in Fig. 4 .
As shown in Table I , each computer has a major frame (in milliseconds), indicating how much time all the partition executions take, memory capacities, and the time slot of each virtual processor (also in milliseconds). Other design properties can also be specified in the AADL model, such as the latency of the virtual links, which were set as 1 ms in this example, and the size and width of the memory components.
2) Application: It consists of the functions that will be performed by the considered application. An application function can have subfunctions and software items.
A software item can be a process, a thread, or a device, where a process is a group of threads. For each thread, it is possible to have the source code of the program to be executed. These concepts in the application metamodel allow specifying an application in a hierarchical way. Fig. 5 shows an example of an application in AADL, in which there are three processes P1, P2, and P3, which have three, two, and five threads, respectively.
The data flow between the devices, processes, and threads is specified by means of ports and connections between them, and it determines the dependencies between the software items. Thus, in the example in Fig. 5 , process P1 has threads P1T1, P1T2, and P1T3, which have no dependencies between them and therefore can run concurrently. Unlike process P3, which contains dependencies between threads P3T3, P3T4, and P3T5 and requires their sequential execution.
These dependencies are captured by a directed acyclic graph [12] called hierarchical dependence graph (HDG), where the nodes represent the software items, and the edges represent data flow and also the control-flow dependencies between the nodes. Fig. 6 presents the HDG corresponding to the application in Fig. 5 . In the HDG depicted in Fig. 6 , the three nodes in the higher level represent the processes in the application, and the ten nodes in the lower level of the hierarchy represent the threads. In the properties model, for each thread, the following is captured: the specified period, deadline, worstcase execution time (WCET), and necessary memory, given by the designer in the AADL modeling. Table II shows the specified properties for the application in Fig. 5 .
As shown in Table II , thread T1 of process P1 has a specified period, deadline, WCET, and demanded memory given by 20 ms, 20 ms, 4 ms, and 90 Kb, respectively.
3) Properties: They allows capturing the designerspecified design constraints that must be satisfied by any valid implementation for the system. A property can represent criticality, priority, period, deadline (soft and hard), and dissimilarity characteristics of elements in the models, conforming to the proposed metamodels.
C. Implementation Modeling
The implementation metamodel defines how to model the design decisions that are taken by the designer during the execution of the design algorithms. It captures the mapping, allocation, and scheduling information that is produced by the design tools.
D. Design Constraints
The design constraint's metamodel defines how to associate the properties of the system's specification to the properties in the implementation model, which is generated by the design process. A design constraint associates a property with a given design item or multiple items. For instance, it is possible to preallocate a specific software item to a specific virtual processor and to specify the WCET of each thread.
E. Formal Verification
In order to perform the model checking of some specific properties, specified as temporal logic expressions, a network of timed automata must be generated from the system specification. The verification metamodel defines how to model such a network of timed automata as a labeled timed automata (LTA) system [6] , which can then be expressed using the concepts introduced by the UPPAAL model checking tool [8] . An LTA System consists of declarations and one or more LTA templates, which represent the automata. The states are modeled as LTA locations and the state transitions as LTA transitions, which are represented by LTA edge sources and LTA edges targets. Each transition can be annotated with guard, update, selection, and synchronization expressions. The guard expression must be satisfied in order for the transition to be enabled. When an enabled transition occurs, the corresponding update expression is executed, which can modify the values of some specified variables. The synchronization expression allows two automata to synchronize, and the transitions at both the automata are simultaneously triggered.
From the platform, application, and property models and the corresponding HDG, the network of automata is automatically generated, based on the framework for schedulability analysis proposed by David et al. [26] . According to this framework, a resource automaton for each processor partition and a task automaton for each of the process threads are instantiated.
Each one of the task automata starts in an initial state where it keeps waiting until all other tasks that it depends on finish their execution, and it then sends a request to the resource automaton, corresponding to the processor partition in which the task was allocated. The resource automaton models some specified scheduling policy, which can be the earliest deadline first, fixed priority scheduling, or first-in first-out, by managing a tasks queue. When the task execution is concluded, the corresponding resource automaton notifies it by a finished signal.
At each task automaton, there is a transition from the ready state to an error state when the elapsed time is greater than the task deadline, which means that the specified design constraint was not satisfied. Thus, to perform the schedulability analysis of the system, the following temporal logic expression is checked on the generated network of automata, using the UPPAAL model checker: A[] for all (i : t_id) not Task(i).Error. This expression means that, for all the possible execution paths, no task automaton reaches the error state.
When the model checker concludes that this property is valid, all the specified deadline constraints are satisfied; i.e., it has found a feasible mapping, allocation, and scheduling reconfiguration for the application on the given platform.
F. Reconfiguration States' Diagram
The reconfiguration states' diagram (RSD) represents the possible feasible reconfigurations as states, and it also represents the state transitions as the valid transformation from a currently feasible reconfiguration to a next feasible reconfiguration, which can tolerate some fault in each system component, indicated as a label at the corresponding state transition. Fig. 7 shows an example of an RSD.
At the initial state, S0, the system is operating normally, according to an initial mapping, allocation, and scheduling algorithm, which considers the specified properties of the system. The state transition from S0 to S1, labeled C1, indicates that when component C1 fails, the system has a feasible reconfiguration, represented by S1 state, which tolerates the fault. When at state S1, component C2 fails, the system can be reconfigured according to state S3. The system has no feasible reconfiguration from state S3 when component C3 fails, which is represented by state transition from S3 to F (fail state), labeled by C3. The transitions from S0 to S2 and from S2 to F indicate that after component C2 fails, a fault in C1 cannot be tolerated by the system. Note that the appearance of two component failures on one transition is a way of abbreviating the graph. Failures happen one at a time and are dealt through one reconfiguration, as stated in Section I.
G. Deployment Model
The deployment metamodel defines how to capture the necessary information to perform the reconfigurations of the system. Each configuration determines how each design item will be deployed, associating elements of the system specification with the elements of the platform, as well as, all the necessary design information.
H. Design-Automation Algorithms
The design-automation process for the proposed reconfiguration approach includes algorithms to build the reconfiguration diagram, to perform mapping, allocation, and scheduling, to generate the network of timed automata for the schedulability analysis, and to generate the deployment model for each given reconfiguration. The next sections describe each of these algorithms. 1) Mapping, Allocation, and Scheduling: These are the algorithms that build the implementation model and the deployed model, given a current platform, system, and properties model as follows.
First, a list of tasks with their properties, such as period, deadline, and WCET, is created. Then, the hierarchical dependencies' graph is generated from the AADL application model. A list of available computers and their virtual processors with corresponding properties is created from the platform and properties models.
By means of a depth-first traversal in the HDG, starting from the begin node, each task is visited and mapped into an available computer and then allocated into one of their virtual processors, which should satisfy the specified design constraints. This step produces an allocation matrix, containing the information to be used by the algorithm for the generation of the network of automata. It also instantiates a corresponding deployment model to be used when building the RSD, as described in the next section. Table III shows the allocation matrix produced from the platform and the application models, shown in Figs. 4 and 5, respectively, and the platform and application properties listed in Tables I and II, respectively. As shown in Table III , when no computer fails, threads T1, T2, T3 of process P1, threads T1 and T2 of process P2, and thread T3 of process P2 are mapped to computer C1 and allocated on its virtual processors VP1, VP2, VP3, which are the first ones available with enough time slot and memory resources to execute the corresponding threads. When C1 fails, the threads from C1 can migrate to C2 and C3, which has available virtual processors with enough time and resources. After that, if C2 fails, its threads can further migrate to C3 and C4. However, when C3 fails, threads P3T3, P3T4, and P3T5 in VP2 of C3 cannot be mapped into any computer, and so there is no feasible reconfiguration that could tolerate this fault in C3 at this point. Fig. 7 shows the reconfigurable states diagram that will be generated on the basis of this allocation matrix.
2) Build the RSD: Represents all the possible feasible reconfigurations, starting from the initial valid implementation of a system and going to each possible feasible reconfiguration that can mask the fault in each system component. The corresponding algorithm is shown in Algorithm 1: 1) At line 1, the generation of the initial deployment model consists of, for each element from the application model, a mapping to an element from the platform model determined by the design tool or by the system designer. This step will produce the initial state, S0, in the RSD. 2) At line 2, the algorithm starts from a source state (Ss) as initial state S0.
3) The entire algorithm (lines 3-38) will repeat until all the existing states are marked, and this occurs when all the created states were considered by the algorithm. This algorithm produces an RSD, where each state represents a feasible reconfiguration, and each transition, labeled Ci, from state Ss to St, indicates that if the system is currently configured as determined by the deployment model associated with state Ss and if computer Ci fails, then the system tolerates the fault and goes to a new configuration given by the deployment model associated with state St. In the case where St is at a failure state, the entire system fails since the fault could not be tolerated.
V. CASE STUDY
In order to evaluate the proposed approach for the development of avionics systems, an illustrative case study from the avionics domain will be used. A top-down approach is chosen as recommended by [27] , defining at first the system functions and subsystem functions (see Table IV ). The system functions are the highest-level definitions in a system and specify its basic functionalities. From this definition, a break down is performed for the system realization.
In order to determine the criticality and, therefore, the certification efforts of the bottom level system items, a function hazard analysis (FHA) is performed. It identifies the top-level failure conditions, effect, and their severity. The loss of, or undetected erroneous flight control, for instance, can cause the loss of the aircraft giving the severity classification as catastrophic. On the other hand, the loss of the map provider functionality causes a slight increase in crew workload, which gives a minor in the classification. According to the SAE guidelines [28] , all the developed functions related to catastrophic events must comply with the highest design assurance level (A), while the ones related to minor events must comply at least to level D, which is the second lowest level on the scale from E to A.
In parallel, the top-level system architecture with the corresponding software item can be created. At this point, the architecture is still independent of the platform and should be tied only to the top-level system functions. Fig. 8 illustrates what is supposed to be the created items' dependencies, which can generate the HDG described in Section IV-B2. The real dependence diagram was created in AADL using annex ARINC653 and is not included in this paper due to its complexity and size. The complete model can be found in the project repository in Github. 1 Each Fig. 8 . Initial system dependencies. Table V is modeled in AADL as a thread that includes besides the item interface, the descriptions of its properties. For the dependence diagram, a system implementation model was created including all the threads encapsulated in processes and their connections. Fig. 8 also partially shows how the system functions are realized by the software items. The flight control, for instance, is realized by FuelConsuptionMgr, Va_Control, and Vz_Control. These two components were based on an open-source avionics and control engineering case-study [29] . The other items and their properties were created according to the previous experiences of the authors and their interactions in the industry.
From the presented relation, together with the FHA, it is possible to infer the item-design assurance level (IDAL), as it can be seen from Table V. For the flight control subsystem, it is possible to see the assurance levels in the table as Nodes (see column 1) 12, 13, 14, 15, 16, and 17. In the AADL model, the IDAL becomes an item property, as described in Section IV-B3. This particular property carries an important design constraint for the allocation algorithm mentioned in Sections IV-D and IV-H. The computer of the platform that will accommodate a set of items must be developed following the assurance level of the most critical item chosen to be allocated on that specific computer, which means if a certain computer is developed to IDAL C, it will be ineligible to accommodate software items developed to IDAL A. In addition, partitions can only hold items with the same design assurance level. The Provide Map function requests a lower functional design assurance level (FDAL) therefore a lower IDAL, as shown in Table V (Nodes 0 and 1 in the first column).
Table V also presents other important item properties that need to be taken into consideration by the allocation algorithm, i.e., the WCET, period, IDAL, and general redundancy policy. The flight control items, Va_Control and Vz_Control, are to be implemented in a voter system, which brings the constraint of having two nodes for each of them. Dissimilarity is also a requirement because of the criticality of their system function and implies that the pair must run in different types of computers. The values for WCET and period are synthetic but consistent with the values used in real avionics systems projects, which cannot be explicitly mentioned here because of nondisclosure agreements. Fig. 9 presents the platform node hardware in which all the previously described software items will be allocated. Certain computers such as the ones placed in the back of the aircraft are specialized, being able to interface with actuators (e.g., rudder control) and sensors, besides the ability to communicate through the airplane data bus. The different types of computer specializations also are taken into consideration during the allocation process.
The computers will accommodate processing software items, such as the FuelConsuptionMgr, which is a software item responsible for running algorithms to enhance the fuel consumption performance by the flight control. The specialized computer C5, for instance, is attached to the main displays in the cockpit, which have rendering engines and are able to present critical information for the pilot. Therefore, it is eligible to accommodate item DisplayX_Server, which interprets commands from other computers and translates them into drawing commands for the rendering engine, generating the image. Such restrictions are evaluated during the allocation algorithm at the compatibility check (line 8 of Algorithm 1). Table VI specifies the computers' properties of the platform shown in Fig. 9 . The RMU and RMCs are embedded within the computers in this platform, as presented in Fig. 1 .
As previously presented in Section IV, the HDG is generated from the dependence diagram created in AADL, shown in Fig. 10 . Here, the number on each node refers to the Node # in Table V . The HDG is used as one of the inputs for the UPPAAL model. Fig. 11 shows the obtained diagram for the case study, after the execution of Algorithm 1, where the timing constraints for the reconfiguration associated with each state in the RSD is verified by applying the UPPAAL model checker. Each node is a location in the UPPAAL, where a reconfiguration state is represented. The transitions are the failure triggers, and here they represent the complete failure of the computer.
To verify whether the initial allocation, corresponding to state S0 in the RSD, was schedulable, UPPAAL consumed 13 503 s (i.e., 225.05 min) running in Mac OS X system on an Intel i7 2.2 GHz with 16 Gb RAM. We used the option over approximation, available in UPPAAL (by means of parameter -A for the command verifyta), which reduces the number of explored states by applying a convex-hull based approximation technique [26] . Even so, in this case, UPPAAL reached more than 62 million states.
VI. CONCLUSION
In this paper, a reconfiguration approach to deal with fault management and its associated timing analysis with model checking is presented. This checking guarantees that all the foreseen situations are evaluated in determining that the design time timing constraints are effectively satisfied.
The proposed approach was illustrated using a synthetic example to explain its algorithms. Then, it was further applied in an avionic system case study to show that reasonably sized problem in terms of the number of nodes, dependencies, criticality constraints, and software/hardware mappings can be dealt with. The proof of concept shows that the proposed methodology provides a feasible design flow for avionics systems to be further evaluated in industrial settings.
The state explosion problem in the model checker execution was an expected concern, but it can be minimized considering the hierarchical and modular nature of AADLmodeled applications. A feasible strategy to handle this issue is applying model checking in a modular way on each process separately and then using the HDG to perform a global analysis based on the analysis of the processes.
A further source of complexity in the analysis is the order in which the components can fail. Currently, the quantity of the possible combinations is equal to the factorial of the number of the components. So, it is important to develop heuristics to minimize the size of this design space in order to be able to deal with larger applications. Regarding this aspect, the hierarchical and modular nature of the AADL models and application-specific or domain-specific knowledge can be explored.
An interesting subject to be investigated in future works is the development of algorithms that improve the current solution by 1) considering optimization techniques and avoiding local minima; and 2) making the timing analysis more efficient, leading to faster analyses of each strategy.
